Cadence University Program Member
UT’s Min H. Kao Department of Electrical Engineering and Computer Science is a participant in Cadence Design Systems’ university program which is designed to facilitate the use of Cadence Design Systems tools by undergraduate and graduate students in engineering courses and in academic research. This page contains only information about Cadence products currently in use by the academic programs of the University.
Phone: (865) 974-0927
|System Administrative Contact:
Phone: (865) 974-4694
Curriculum Using Cadence Design Systems Software:
Undergraduate students in this course use the Custom Integrated Circuits Bundle to develop circuit design methodologies, including simulation and physical layout of CMOS digital circuit structures. Review the catalog listing.
Graduate students in this course use the Custom Integrated Circuits bundle to aid in VLSI design, circuit capture, circuit simulation, and layout of custom integrated circuits. Review the catalog listing.
Students in this graduate course use the Custom Integrated Circuits Bundle to enter designs as a schematic using Composer and simulate using Verilog-XL and/or Spectre. They then use Virtuoso to perform the layout, followed by DRC and extraction for post-layout simulation. The resulting designs are submitted to MOSIS for fabrication and subsequent testing. Review the catalog listing.
Research Projects Using Cadence Design Systems Software
Information is provided “as is” without warranty of any kind. No statement is made and no attempt has been made to examine the information, either with respect to operability, origin, authorship, or otherwise. Please use this information at your own risk. We recommend using it on a copy of your data to be sure you understand what it does under your conditions.
Cadence is a registered trademark of Cadence Design Systems, Inc., 2655 Seely Avenue, San Jose, CA 95134.